E
J
EEE
https://doi.org/10.62909/ejeee.2024.004 Edison Journal for Electrical and Electronics Engineering
Article
Triple-Level Single-Ended Main Inductor Converter (SeMLC)
with regard to Wind-Solar Hybrid Energies
Ariep Jaenul
1,
*
and Ban Najm Abdullah Altameemi
2,
1
Department of Electrical Engineering, Faculty of Engineering and Computer Science, Jakarta Global Univer-
sity, Depok, Indonesia; ariep@jgu.ac.id
2
Politehnica University of Bucharest, Bucharest, Romania; ban.altameemi11@gmail.com
Abstract: An output from a DC-to-DC converter that can be more or less than its input is called a
Single-Ended Main Inductor Converter (SeMLC). Nevertheless, there is more switching stress in
this dual-level SEMIC, which raises switching losses. This rise in switching loss causes the power
converter's efficiency to drop. This research suggests a Triple stage SeMIC with lower switching
losses to get over this drawback. Using a lower rated switch, Triple level SEMIC increases power
efficiency. There is a description of a control method that balances the voltage of the capacitor to
avoid damaging the power switch. The suggested converter also lessens the ripple in inductor cur-
rent in the output inductor. Triple level SeMIC uses a hybrid wind-solar energy system as a source.
The benefits of the suggested converter are emphasized by discussing the simulation results of both
dual- and Triple-level SeMIC.
Keywords: Hybrid Energy; Solar; Wind Power; Single-Ended Main Inductor Converter (SeMLC)
1. Introduction
One kind of DC/DC converter that can provide an outcome that is greater or lower
than the input amount is the Single-Ended Main Inductor Converter (SeMLC). To sepa-
rate the input from the output, it makes use of a series capacitor. SeMIC converters' little
effort current undulation and energy up/down abilities have made them useful in a vari-
ety of industries. The voltage pressure athwart the switches in a dual-level SeMIC con-
verter is equal to the sum of the input voltage (Vi) and output voltage (Vo). Thus, the
voltage is under more stress every time the input voltage rises. The overall efficiency of
the power converter is reduced as a result of this maximum pressure increasing switching
fatalities athwart the switches [1-3].
Triple level SeMIC converters have been designed to address these switching draw-
backs. Two parallel capacitors and two series switches are used in these inverters. We can
get the total dc link voltage with the aid of these series capacitors [4, 5]. Recently, an iso-
lated Triple-level SeMIC converter was created; nevertheless, the setup costs rise since
two transformers are needed [6]. Just half of the total input and output voltage is exerted
on the switches in Triple level converters. The operational point of the converter can be
ascertained with the use of a PWM SeMIC that has both linked and independent inductors
functioning continuously [5].
Because solar energy is pure and endless in nature, it is a sort of renewable energy
that is becoming more and more popular. The two most popular ones in use are Free-
standing and Network Linked [7]. For energy storage, a battery charger is necessary for a
PV solo system. A SeMIC converter may be employed to determine this [8]. Another way
to set up a PV generation system is to use a hybrid Triple-level dc-dc converter [5, 9].
Because of its low current input fluctuation and low output voltage fluctuation among
Citation: Jaenul, A. and B.N.A. Al-
tameemi, Triple-Level Single-Ended
Main Inductor Converter (SeMLC)
with regard to Wind-Solar Hybrid
Energies. Edison Journal for electrical
and electronics engineering, 2024. 2:
p. 20-26
Academic Editor: Assoc. Prof. Dr.
Shahad Nidhal Al-yousif
Received: 9/3/2024
Revised: 19/4/2024
Accepted: 26/4/2024
Published: 2/5/2024
Copyright: © 2024 by the authors.
Submitted for possible open access
publication under the terms and
conditions of the Creative Commons
Attribution (CC BY) license
(https://creativecommons.org/license
s/by/4.0/).
E
J
EEE
2024, Vol.2 21 of 26
these dc-dc converters, SeMIC has been used for photovoltaic requests [10]. Moreover, the
Maximum Power Point Tracking (MPPT) efficiency of SeMIC converters is extremely
high. In PV uses, MPPT is utilized to harvest the maximum power that is available at that
particular moment [11]. Connecting the PV system to the grid is the difficult part. The
system can be connected to the grid using solid state inverters [12]. Two loops make up a
three phase, single stage grid-connected photovoltaic system. These are the outer MPPT
loop and the PWM loop, which are used to modulate output current [5, 13]. Due to its
simplicity of execution, the Perturb and Observe (P&O) method is the most often used
algorithm [14]. With the help of this algorithm, which distinguishes between the effects of
the tracker's perturbation and the irradiation change, tracking can be optimized in accord-
ance with the irradiation change [15].
The Danish model, which consists of a three-bladed rotor circuitously connected to
an power-driven producer by a tackle container, is used by most wind turbines today [11,
16-18].
An effective combination PV and wind structure is far more effective than a single
source. Most hybrid systems use batteries to supply electricity during periods when nei-
ther the PV system nor the wind are producing energy [11, 12, 19]. There is a block sche-
matic in Figure 1. The suggested system uses Triple level SeMIC converters for transfer-
ring the solar arrays and WECS's maximum power.
Figure 1: Planned system's block diagram
2. Materials and Methods
2.1 Configuring the Converter
The circuit diagram for the suggested Triple-level SeMIC is displayed in Figure 2(a).
It is made up of two switches, Q1 and Q2, two capacitors, C1 and C2, an output inductor,
Lo, two diodes, D1 and D2, an input filter capacitor, Cf, an input inductor, and two output
capacitors, Co1 and Co2. The insulated-gate bipolar transistors (IGBTs) are designated Q1
and Q2. The midpoint of the output capacitors is linked to the midpoint of the switches
that are connected in series. The voltages across Q1 and Q2 are denoted as VQ1 and VQ2,
respectively. The voltages across D1 and D2, respectively, are VD1 and VD2. The currents
of Li and Lo are, respectively, iLi and iLo. The output voltage Vo is divided into two equal
voltages, Vo1 and Vo2, using Co1 and Co2 as a capacitive voltage divider (Vo1 = Vo2 =
Vo/2).
E
J
EEE
2024, Vol.2 22 of 26
CO2
CO1
C1
C2
Q2
Q1
DC
Cf
D2
D1
Li
Lo
CO1
C1
Q1
DC
Cf
D1
iLi
Lo
Figure 2 Circuit diagram (a) Triple-level
(b) Dual-level
2.2 Operating Techniques
DQ1 is the pulse width, or duty ratio, of Q1.DQ2 is the pulse width, or duty ratio, of
Q2. P1 and P2 pulses are phase-shifted 180 degrees apart.
State 1: When D >0.5, this mode is active. In this mode, D1 and D2 are open and
Switches Q1 and Q2 are closed. Energy from the input voltage Vi is stored in the input
inductor Li. At a Eq. (1), the input current iLi flows. At a Eq. (2), the output inductor cur-
rent iLo flows.
state 2: In this state Eq. (2), D1 and Q2 are open, while switches Q1 and D2 are closed.
Energy from the input voltage Vi is stored in the input inductor Li. At Eq. (3), the input
current iLi flows. Capacitors C1 and C2 are charged by the input inductor current. At Eq.
(4), the output current iLo charges C1 and Co2.
𝑑𝑖𝐿𝑖
𝑑𝑡
=
𝑉𝑖
𝑉𝑖
(1)
𝑑𝑖𝐿𝑜
𝑑𝑡
=
𝑉𝑖
𝐿𝑜
(2)
𝑑𝑖𝐿𝑖
𝑑𝑡
=
𝑉𝑖 − 𝑉𝑜
2𝐿𝑖
(3)
𝑑𝑖𝐿𝑜
𝑑𝑡
=
𝑉𝑖 − 𝑉𝑜
2𝐿𝑜
(4)
state 3: In this state, D2 and Q1 remain open while switches Q2 and D1 are closed.
Power from the input voltage Vi is stored in the input inductance Li. At Eq. (3), the input
current iLi flows. Both capacitors C2 and Co1 are charged by the input inductance current.
The inductor current at the source charges C2 and Co1.The average speed of flow of this
current is at Eq. (4).
State 4: When D<0.5, this state is active. In this mode, D1 and D2 are closed, whereas
switches Q1 and Q2 are open. Capacitors Co1 and Co2 receive the energy they have stored
from the input inductance Li, which discharges C1 and C2. At Eq. (5), the input current
iLi streams. At Eq. (6), the output inductor current iLo occurs.
𝑑𝑖𝐿𝑖
𝑑𝑡
= −
𝑉𝑖
𝐿𝑖
(5)
𝑑𝑖𝐿𝑜
𝑑𝑡
= −
𝑉𝑖
𝐿𝑜
(6)
2.3 SeMIC for Double and Triple Levels
Figure 2 (b) displays the circuit diagram for a dual-level SeMIC converter. An input
inductor (Li) and an output inductor (Lo) make up this system. Table 1(b) lists the values
of its input capacitance (Ci) and output capacitance (Co). MATLAB simulates the dual-
Service Unavailable
The server is temporarily unable to service your request due to maintenance downtime or capacity problems. Please try again later.
Additionally, a 503 Service Unavailable error was encountered while trying to use an ErrorDocument to handle the request.